Physical verification is a process whereby an
IC layout design is checked via EDA software tools to see if it meets certain criteria. Verification involves DRC (
Design rule check), LVS (
Layout versus schematic), ERC (Electrical Rule Check), XOR (Exclusive OR), and Antenna Checks.